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1. 
MODULAR PIPELINE FAST FOURIER 
TRANSFORM 
RELATED PATENTS 
This application claims the benefit of U.S. Provisional 
Application to El-Khashab et al., entitled, “MODULAR 
PIPELINE FAST FOURIER TRANSFORM Ser. No. 
60/516,894, filed Nov. 3, 2003, the content of which is incor 
porated herein by reference in its entirety. 
TECHNICAL FIELD 
The invention relates to computation of Fourier transforms, 
and, more particularly, to a modular pipeline architecture for 
computing discrete Fourier transforms. 
BACKGROUND 
Computation of the discrete Fourier transform (DFT) is 
important in many signal processing applications such as 
radar processing, spectrum analysis, materials analysis, 
orthogonal frequency division multiplexing (OFDM), radio 
astronomy and other applications requiring high data rate 
DFT computation. The Fourier transform is, in general, a 
central component in many signal analysis systems. Due to its 
importance, a wide variety of DFT implementations for gen 
eral purpose computers, digital signal processors, VLSI cir 
cuits and programmable hardware have been developed. 
The fast Fourier transform (FFT) is the standard method for 
computing the DFT. Pipeline implementations have been 
developed which include a series of computational blocks, 
each block composed of delay lines, coefficient storage, com 
mutators, multipliers, and adders. In these existing pipeline 
implementations, the number of delay lines and coefficient 
storage increases linearly with the size of the transform. Other 
implementations, including systems using multi-port memo 
ries and special address generators to properly order the 
inputs, and approaches that attempt to gain parallelism in 
hardware, have also been developed. 
SUMMARY 
In general, the techniques described herein describe a 
modular pipeline algorithm and architecture for computing 
discrete Fourier transforms. For an N-point transform, two 
pipeline N-point fast Fourier transform modules are com 
bined with a center element. The center element contains 
memories, multipliers and control logic. 
In one embodiment, the invention is directed to a method in 
which a first fast Fourier transform (FFT) is performed on a 
set of inputs to produce intermediate values, a pre-rotation of 
the intermediate values is performed, and a second fast Fou 
rier transform is performed on the pre-rotated intermediate 
values to produce a set of outputs. 
In another embodiment, the invention is directed to a 
method in which a first fast Fourier transform (FFT) is per 
formed on a set of N inputs to produce Nintermediate values, 
the N intermediate values are multiplied by a set of N pre 
rotation coefficients to produce N pre-rotated intermediate 
values organized into N first groups, the Npre-rotated values 
are reorganized into Nnew groups, each new group contain 
ing one of the Nintermediate values from each of the N first 
groups, and a second fast Fourier transform (FFT) is per 
formed on the set of N reorganized pre-rotated values to 













In another embodiment, the invention is directed to a sys 
tem for performing fast Fourier transforms, including a first 
stage that performs a first fast Fourier transform (FFT) on a 
set of inputs to produce intermediate values, a center stage 
that performs a pre-rotation of the intermediate values, and a 
second stage that performs a second fast Fourier transform on 
the pre-rotated intermediate values to produce a set of out 
puts. 
The details of one or more embodiments of the invention 
are set forth in the accompanying drawings and the descrip 
tion below. Other features, objects, and advantages of the 
invention will be apparent from the description and drawings, 
and from the claims. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 is a block diagram illustrating a radix-2 butterfly. 
FIG. 2 is a butterfly diagram with intermediate values for a 
16-point FFT. 
FIG. 3 shows a butterfly diagram of the modular pipeline 
FFT with identical first and second stages and pre-rotation 
coefficients. 
FIG. 4 is a block diagram of the modular pipeline FFT 
architecture. 
FIG. 5 is a block diagram of an independent counter based 
modular pipeline FFT. 
FIG. 6 is a block diagram of a unified counter based modu 
lar pipeline FFT. 
FIG. 7 is a block diagram of a radix-r modular pipeline 
FFT. 
FIG. 8 is a data dependency diagram for a 16-point trans 
form. 
FIGS. 9A-9C show data flow in the center element 
memory. 
FIG. 10 shows a radix-2 modular pipeline FFT center 
address generation logic. 
FIG. 11 is a block diagram of a radix-2 modular pipeline 
FFT. 
FIG. 12 shows a radix-2 modular pipeline FFT input 
address generation logic. 
FIG. 13 shows a radix-2 modular pipeline FFT output 
address generation logic. 
FIG. 14 shows a radix-4 modular pipeline FFT center 
address generation logic. 
FIG. 15 is a block diagram of a radix-4 modular pipeline 
FFT. 
FIG. 16 shows a radix-4 modular pipeline FFT input 
address generation logic. 
FIG. 17 shows a radix-4 modular pipeline FFT output 
address generation logic. 
FIG. 18 shows a windowing configuration for the modular 
pipeline FFT. 
DETAILED DESCRIPTION 
The description is directed to a modular pipeline algorithm 
and hardware architecture to compute the fast Fourier trans 
form (FFT). The modular pipeline FFT uses a divide and 
conquer approach to reduce an N point FFT to a plurality of 
WN point FFTs arranged in a pipeline configuration. In other 
words, the modular pipeline FFT combines two N-point FFTs 
to compute an N-point FFT. A center element joins identical 
pipeline FFT units together and provides the necessary con 
trol logic and data storage to compute the FFT. 
The Fourier transform is a powerful tool for processing 
signals. When applied to a function of time, the transform 
yields a function of frequency. These are called the “time 
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domain and the “frequency domain.” Similarly, given a func 
tion in the frequency domain, the inverse Fourier transform 
provides the time domain equivalent. The Fourier transform 
of a continuous time signal f(X) is given by the following 
equation. 
Fo) = f(xer dy 
Digital systems examine a signal by taking periodic 
samples at Some sampling frequency, f. The Discrete Fourier 
Transform (DFT) is used to computer the Fourier transform 
of discrete sampled signals and is given by the following 
equation where N is the number of discrete samples. 
W 
x(n)WR, Osks N-1 
O 
The Fast Fourier Transform (FFT) is more efficient than 
computing the DFT directly from the above equation. There 
are several algorithms generally referred to as FFTs. The FFT 
is represented pictorially with a “butterfly” diagram. A simple 
radix-2 butterfly is shown in FIG. 1. Complex addition and 
Subtraction are represented by X and A, respectively. Complex 
multiplication is depicted with a black triangle. As shown in 
FIG. 1, the simplest 2-point FFT with complex inputs and 
outputs requires one complex multiplier and two complex 
adders. 
The inputs and outputs of the radix-2 butterfly are denoted 
X, X, and X, X, respectively. The W represents the coeffi 
cient from the above FFT equation. The values of X and X 
are given by the following equations. 
A radix-4 butterfly may be implemented by combining two 
radix-2 butterflies, or may be implemented so as to realize a 
savings of four real multipliers and six real adders. The 
radix-4 butterfly may result in increased efficiency. Longer 
FFTs may be computed by combining series of butterfly 
operations. 
The modular pipeline FFT described herein computes an N 
point FFT by performing a series of N point transforms. 
Specifically, to compute an N point transform, the algorithm 
performs 2 N, N point transforms. The operations are 
divided into two stages with N transforms in each stage. The 
inputs are divided into N groups of N points each. The first 
stage performs an FFT on each group to obtain a set of 
intermediate values. The intermediate values are organized 
into N new groups containing one point from each of the 
groups. The second stage then performs an FFT on each of the 
new groups to obtain the final outputs. A multiplication of the 
intermediate values by a set of “pre-rotation coefficients is 
also performed before the second stage. 
The modular pipeline FFT techniques described herein are 
useful in any system that requires the computation of real 
time FFTs. These include real-time signal processing systems 
for synthetic aperture radar (SAR), low power embedded 
signal processing, systems requiring high data rate FFT com 
putation, and digital filtering. 
With the modular pipeline FFT architecture, the total bits 













pared to conventional systems. The reduction of delay ele 
ments in each module also reduces the number of bit transi 
tions. The reductions in pipeline delay elements reduce the 
dynamic power required for the system. In a conventional 
system, the power is proportional to N whereas in the modular 
pipeline, the power is proportional to N. The modular pipe 
line FFT algorithm can reduce power in existing FFTs and 
permit the computation of long FFTs. The modular pipeline 
FFT algorithm is suited to both custom and programmable 
logic. 
The modular pipeline FFT algorithm can compute FFTs 
with less dynamic power than its conventional equivalent. 
The new architecture can compute an N point FFT with. 
approximately the same hardware as a N point conventional 
FFT. By using conventional FFT modules, many existing 
techniques that examine noise, mathematical error, and opti 
mizations (floating point, block floating point, integer, etc.) 
are still applicable. 
The modular pipeline FFT architecture is also more area 
efficient than the conventional pipeline architecture. In a con 
ventional pipeline, for optimum area utilization, each pipe 
line stage must be unique. With the modular pipeline FFT 
described herein, modules are intentionally duplicated which 
reduces the design time. Further, given equally sized trans 
forms, the modular pipeline FFT is more space efficient than 
a conventional algorithm. 
The modular pipeline FFT algorithm permits the compu 
tation of FFTs in hardware with less power than conventional 
approaches. The algorithm permits the computation of FFTs 
too long to compute with conventional hardware pipelines. It 
also provides an architecture that is suited to gate-limited 
programmable logic. The architecture reduces the overall 
number of D-flip-flops (DFF), thereby reducing dynamic 
power requirements. For an N-point FFT, the number of 
DFFs is reduced to N. 
The modular pipeline FFT also provides an advantage 
when being designed into systems. Namely, there is a reduc 
tion in the number of pipeline stages that must be engineered. 
This architecture uses identical modules which facilitate the 
reuse of custom pipeline stages without a loss of silicon area 
efficiency. In addition, the reduction in DFF's permits the use 
of field programmable gate arrays to compute FFT lengths 
which were previously not possible using programmable 
logic. 
The modular pipeline FFT expands upon conventional 
radix-2 and radix-4 pipeline FFT architectures. This permits 
designers to use any optimizations and enhancements that 
were previously developed. Such enhancements might 
include floating point and block floating point units as well as 
integer FFT pipelines. In addition, many conventional FFT 
cores are available which can be directly integrated into the 
modular pipeline architecture. By using a pair of identical 
N-point FFT cores, an N-point FFT unit can be built, limiting 
the custom engineering to just the center element. 
Thus, the modular pipeline FFT described herein provides 
several advantages. The techniques can be implemented 
using radix-2 and radix-4 architecture. The modular pipeline 
FFT provides the same data bandwidth (data/clock) as a con 
ventional pipeline FFT with reduced power. The modular 
pipeline FFT facilitates computation of longer FFTs in real 
time and is Suitable for programmable or custom logic. More 
over, because the modular pipeline FFT couples conventional 
pipeline FFT architecture with specialized data storage and 
address generation logic, it allows designers to use tradition 
ally available FFT cores to reduce power or compute larger 
FFTs. 
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The modular pipeline FFT algorithm computes an N point 
FFT by performing a series of N point transforms. Specifi 
cally, to compute an N point transform, the algorithm per 
forms 2 N, N point transforms. The operations are divided 
into two stages with N transforms in each stage. The inputs 
X ...x, are divided into Ngroups of Npoints each. The first 
stage performs and FFT on each group to obtain a set of 
intermediate values. The intermediate values are organized 
into N new groups containing one point from each of the 
previous groups. The second stage then performs and FFT on 
each of the new groups to obtain the final outputs. There is an 
additional multiplication between the stages by a coefficient 
termed a “pre-rotation coefficient. 
The definition of the Discrete Fourier Transform (DFT) is 
shown in the following equation. Notice that each output, 
X(k), depends on each X(k). 
W 
x(n) WR, Osks N - 1 
O 
The coefficient W is given by: 
k 
W = e i N 
In the following equation the definition is modified into a 
series of N point transforms. The intermediate values are 
denoted by y(k). 
The Npoint input vectoris divided into N sets of Npoints 
each. Each Npoint transform is performed independently in 
the first stage. To obtain a correct transform the results of the 
first stage of DFTs are combined. These combinations then 
become inputs to the second stage DFT which is given in the 
following equation. 
Given a 16 point transform, each of the coefficients in the 
above equations has the form W., that is the coefficients are 
four points on the unit circle. However, a 16 point FFT 
requires 16 evenly spaced points from the unit circle. Rather 
than modify the second stage transform, each of the interme 
diate values is adjusted by a pre-rotation coefficient. The 
adjustment is given in the following equation. The pre-rota 
tion coefficient is always of the form W. 
Combining the above equations yields the final stage DFT. 
The following equation shows an N point staged DFT with 
two N point stages. A 16 point MATLAB example is n in 















WN-1 WN-1 miko ?mokinoko 
X. X. x(VN m + mo)WC Wy W 
WN-1 WN-1 mikov Nu?mok VNumoko X. X. y(VN m + mo)W. W. W. 
WN-1 WN-1 mikov N+mok 1 v N+moko X. X. y(VN m + mo)WK 
Osko, k < V N - 1 
Listing 1: MATLAB Example of the Modular Pipeline FFT Algorithm 
1 function X=algorithm example: 
2 
3%. Input array (example values) 
4 x = ( 2341 121 145 161 121 6 13 1 1511); 
5 X=zeros(1,16); % Output Array 
FIG. 2 is a butterfly diagram with intermediate values for a 
16 point FFT. In this embodiment, the diagram is split in the 
center, with a series of N, N point transforms on each side. 
The first stage 120 computes four 4 point transforms to gen 
erate the intermediate results. Upon observation, it may be 
seen that the FFTs in the first stage 120 are entirely indepen 
dent. Each first stage FFTs has no data dependency on any 
other first stage FFT. The intermediate results, y, are shown 
in the center. In the second stage 124 there are again four 
independent FFTs which overlap in the drawing. Further, 
each of the second stage 122 FFTs requires an output from 
each of the first stage 120 FFTs. This is to be expected since 
the definition of the DFT indicates that each output depends 
on each and every input. As a result, the process is to compute 
eachy output from the first stage FFTs before beginning any 
of the second stage FFTs. The dependencies for this diagram 
are listed in Table 1. For example, the output vector (X, X. 
Xo, X) is dependent upon the intermediate values (ys, yo. 
yo, y). Each of these values was in turn produced by a 
different first stage FFT. 
US 7,543,010 B2 
7 8 
TABLE 1. 
Stage 1 Stage 2 
Inputs Outputs Inputs Outputs 
<XOX8 X4, X2: <yo y4 y3 y12> <yo, y2 y1, ya’ <Xo, X4, Xs, X-12s 
<X2, XOX6 X14 <y2 yes, y10 y4’ <ys, yo ygy <X2, X6, Xio, X-14s 
<X1, Xg, Xs, X13> <y1, ys, yo, y13> <y4, yes, ys, y7> <X1, Xs, Xg. X13> 
<X3, X1, X7, X15 <y3 y7 y1, y15> sy2 y4 y13 y5 <X3, X7, X1, X15 
In this FFT, the result is unchanged because none of the 
coefficients, inputs, or outputs have changed. However, Sup 
pose the second stage FFT is replaced with a duplicate of the O O O O 
first stage. The coefficients in the second stage are different 15 yo, Widyo y:- W6 y? y -Wicy y3, -Wis ya' = Wya y = -We?y ys' = Wys y,' = -Wy7 
and therefore the output is no longer preserved. ys' = Ways yo = -Wa'yo yo' = Wigyo y' = -Wigy 
In order to correct the output, each intermediate value is y12' = Wis'y 12 y4 = -Way 4 yrs' = Ways yis' = -Wis'y is 
first “pre-rotated” by a specific coefficient, W. FIG.3 shows 
abutterfly diagram of the modular pipeline FFT with identical 20 By multiplying the pre-rotation coefficients by the second 
first and second stages 130 and 134, respectively, and pre- stage inputs, the proper output is computed. This is shown in 
rotation coefficients 132. The pre-rotation coefficients may be the following equations. 
determined from either the definition of the DFT, the above 
equation for an Npoint staged DFT with two Npoint stages, X12 yo-Way-W6' (y+Ways) 
or the butterfly diagram. When the diagram of the staged 25 8 Y 2 12 Tax I 8 Y 3 
modular pipeline FFT in FIG. 3 is compared to the original X-y-WW1 ye-W6"f(Wys-WWy) 
butterfly diagram in FIG. 2, the difference is apparent. The 8 Y 4 12 Y 2 8 Y 6 
pre-rotation multipliers 132 of the staged FFT are shown in Xys-WWyo-W6'? (We, yo-WWy) 
the center of FIG. 3. The first stage FFTs 120 and 130 are X1sy2-WWeyla-W6' (Wys-Wig Ways) 
identical. The second stage FFTs 124 and 134 are quite dif- 1512- 161614-16 (1613-16 1615 
ferent, however. In the staged FFT of FIG. 3, most of the Upon examination, there is a regular pattern for the pre 
multipliers in the second stage 134 are eliminated. In this rotation coefficients. Suppose that the second stage inputs are 
example, the second stage FFTs 134 are basic 4 point trans- described by an FFT number, g and a sample number, s. The 
forms. The pre-rotation weights 132 are found by examina- FFT number (or group number) describes which second stage 
tion of the equations governing the original and staged FFTs. FFT processes a particular input. The sample number, sindi 
Each of the FFTs in the second stage creates Noutputs given cates a unique input number within a particular FFT. 
N inputs. Rather than examine all N outputs, the pre-rota- Referring to the pre-rotation coefficients yo' to y, the 
tion weights are determined from one of the outputs of each of amount of rotation increases predictably for intermediate val 
the N second stage FFTs. The following equations show four ues yo to y . Since the determination of the pre-rotation 
outputs, X12 - - - Xis. from the original butterfly diagram. This 40 weights is made in advance, each weight can be computed 
choice of outputs assures all second stage inputs and pre- before it is needed. The pre-rotation weight is defined by both 
rotation coefficients are considered. Note that in some cases a the group number and sample number. 
Waterm has been replaced with -1. The motivation for this The ability to predict and compute the pre-rotation weights 
Substitution will become apparent once the pre-rotation coef- leads to a design in which an N point FFT is divided into two 
ficients are determined. 4s N point FFTs. The ability to split the butterfly diagram as 
X =vo-v- We' shown in FIG. 4 facilitates the use of distinct but identical 12 yo-y2-W16"f(yys) 
modules to compute the first and second stage FFTs with a 
Xsya- We've-Wig'(ys-Wig'y7) series of N multiplications between them. This particular 
aspect of the algorithm leads to the development of the modu 
Xays-Wis' yo-W6'(yo-W6"y) 50 lar pipeline FFT system. 
FIG. 4 shows a block diagram of a modular pipeline FFT 
Xsya- We'va-W6"(vis-We'vis) 100. The modular pipeline FFT 100 computes an Npoint FFT 
The outputs of the second stage of FFT is shown in the using two VN point conventional pipeline FF T modules. The 
following equations. In this case, several -1 operations have module pipeline FFT 100 includes a set of inputs 138, a first 
been replaced by the equivalent coefficient. 55 stage pipeline FFT module 140, center element logic 142, a 
second stage pipeline FFT module 144, and outputs 150. 
X2 vo-Waya- Wis' (y1+Ways) Center element logic 142 includes data storage 146 and a 
pre-rotation element 148. Recall that in the split butterfly 
Xsya-Wys-Wis' (ys+Way7) described above with respect to FIG. 3, all of the first stage 
60 FFTs are performed before performing any of the second 
Xays+Wyo-We' (yo-Way) stage FFTs. Storage data element 146 of FIG. 4 maintains all 
8 12 8 of the first stage outputs until they are all determined. 
X15-y12+Way 14-W6"f(y13+Ways) Given the basic design of FIG. 4, a set of design criteria 
The pre-rotation coefficients are found by comparison of which may be considered when developing a hardware imple 
the sequences of equations for Xia ... Xis. Note that W-1. 65 mentation for the modular pipeline FFT may include any one 
The following show the pre-rotation coefficients for this 16 
point transform. 
or more of the following criteria. The algorithm may be 
“programmable logic aware' in that it does not consume an 
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inordinate number of gates or have long stage delays. The 
system may utilize short, local interconnects rather than long, 
high latency global interconnects. The implementation may 
be comprised of standard “cells. The design may be based on 
a relatively small number of cell types to reduce the amount of 
specialized logic required. The resulting design may accept 
very high data rates and compute FFTs with as little latency as 
possible. In addition, the design may be pipelined to input and 
output data on every clock cycle, providing the maximum 
possible throughput. The implementation may be capable of 
very long FFTs. The algorithm and design should efficiently 
(in both power and area) compute FFTs where 64KsNs 16M 
points, and perhaps beyond without an excessively large 
number of delay elements. Also, the additional logic and 
components should not significantly impact the complexity 
or timing of the system. 
FIG. 5 shows a block diagram of an embodiment for an 
independent counter based address generator of a system for 
a 16 point transform 161. This embodiment minimizes hard 
ware and does not have any long delay logic. It is based on the 
modular pipeline FFT design shown in FIG. 4 and includes 
dual pipelined FFT units 140 and 144 joined with center 
element logic 142. In this embodiment, center element logic 
142 includes memories 152 and 154. Memories 152 and 154 
are addressed with read counter 156 and write counter 158. 
The memory mapping is handled in the wiring of the 
address lines. For example, the write address is given by 
ROTL (, I). The read address has bit 
log(N) - 1 
2 
inverted between the memories. Data exchange units 160 and 
168 are enabled entirely by a single bit in read counter 156 or 
write counter 158. Pre-rotation ROMs 164 and 166 contain all 
the necessary coefficients, in the order that they are needed, so 
it can be driven from either the read counter 156 or write 
counter 158. Since the address line rotation is fixed, pre 
rotation ROM 166 may be replaced with a multiplexer. In this 
embodiment, memories 152 and 154 are dual-port memories. 
Dual-port memories allow simultaneous access to two differ 
ent addresses using independent address and data busses. 
Multipliers 168 and 170 perform the multiplication of the 
intermediate values from data exchange unit 162 with the 
pre-rotation coefficients stored in pre-rotation ROMs 164 and 
166. 
FIG. 6 shows a block diagram of an embodiment for a 
unified counter based address generator of a system for a 16 
point transform 171. Again, the embodiment shown in FIG. 6 
is based on the modular pipeline FFT design shown in FIG. 4 
and includes dual pipelined FFT units 140 and 144 joined 
with a center element logic 142. This embodiment reduces the 
number of counters (and Subsequently the area required) to a 
single address counter 176 of log(N)+1 bits. 
This embodiment further includes two memories 172 and 
174, exchange units 180 and 182. The most significant bit 
(MSB) determines whether data is being written to (b=0) or 
read from (b=1) the center unit 142. XOR gate 173 properly 
maps the address lines to memory 174. XOR gate 173 modi 
fies the address of memory 174 depending upon whether the 
system is reading or writing from the center element 142. In 
this embodiment, the rotation is always by a fixed amount 
(half the width of the counter) so a multiplexercan replace the 
pre-rotation ROMs 184 and 186. Multipliers 185 and 187 














data exchange unit 182 with the pre-rotation coefficients 
stored in pre-rotation ROMs 184 and 186. 
In the embodiment shown in FIG. 6, the system can main 
tain the throughput of the standard pipeline FFT if most of the 
control logic is duplicated and the memory is doubled. The 
duplication of the counters, memories, and addressing logic 
drastically increases the hardware complexity. Further, it 
does not exhibit the memory efficiency of previous algo 
rithms. 
The architectures shown in FIGS. 5 and 6 are radix-2 
designs. Radix-4 designs will require four memories and 
more complex data exchangers. Radix-4 architectures will 
also use four ROMs for the pre-rotation coefficients. 
FIG. 7 shows a block diagram for an embodiment of a 
radix-r modular pipeline FFT 200. Again, this embodiment of 
the N point modular pipeline FFT is based upon a pair of 
conventional N point pipeline FFTs 204 and 214. The pipe 
line FFT modules 204 and 214 in conjunction with a special 
ized center element 218 facilitate the computation of an N 
point FFT. Center element 218 contains data memory 208, 
pre-rotation coefficient memory 212, and address generation 
logic (not shown in FIG. 7). The design of the center element 
218 allows data to be both read from the input pipeline and 
written to the output pipeline simultaneously. This permits 
the system to maximize the data throughput. 
The conventional pipeline FFT has unique input and output 
address sequences. The architectures in this embodiment 
shown in FIG. 7 input the data out-of-order as well, but the 
sequence is slightly different than a bit-reversed sequence. 
Addressing logic for the center element 218 of the modular 
pipeline FFT 200 shown in FIG. 7 is discussed in more detail 
below. 
The address generation logic in the center element 218 is 
controlled by a single counter (not shown in FIG. 7). The data 
exchangers 206 and 210 are controlled by specific counter 
bits. The center element address generator alternates between 
two distinct address sequences. The selection and generation 
of these sequences assures that there is never a data collision 
between incoming and outgoing data. The center element 
address generation logic is critical to assuring that the entire 
system remains pipelined and that it uses the minimum 
amount of memory. 
In the embodiment shown in FIG. 7, the pre-rotation unit 
212 is shown after the second data exchanger 210. It shall be 
understood that these may be alternated by adjusting which 
ROM stores each of the pre-rotation coefficients, and that the 
invention is not limited in this respect. 
Center element 218 in the modular pipeline architecture 
200 acts as a pipeline coupler. All data flowing from first stage 
204 to second stage 214 must pass through center element 
218. Center element 218 provides the required data storage, 
pre-rotation coefficient memory, data exchangers, and 
address generation logic. Center element 218 serves three 
main purposes. Namely, it reorders the input data for the 
second stage, uses the pre-rotation coefficients to adjust the 
data, and provides temporary storage for the first stage output 
data. 
The pre-rotation adjustment was previously examined. 
However, unlike the embodiments shown in FIGS. 5 and 6, 
the data storage is specific to this architecture. As mentioned 
above, center element 218 performs data reordering and man 
ages the stored data. Recall that the second stage FFT requires 
a single point from each of the first stage transforms. A data 
dependency diagram is shown in FIG. 8. If this N=16 point 
FFT were processed with a four point pipeline, four FFTs 
would be required in each stage. The dependency diagram of 
FIG. 8 shows that none of the second stage FFTs can com 
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mence until all the first stage transforms are completed. 
Therefore, as the first stage pipeline FFT completes a trans 
form, the output must be temporarily stored until all of the 
second stage input operands are ready. This requires enough 
memory to store N points for an N point transform. Center 5 
element 218 must therefore provide storage for N elements. 
In the radix-r modular pipeline FFT embodiment shown in 
FIG. 7, this memory is divided among a group of r memories 
208. Since the conventional pipeline inputs and outputs r 
points per cycle, each memory may be accessed for read and 10 
write once per clock cycle. 
Center element 218 must also reorder the input data for the 
second stage. Referring again to the dependency diagram of 
FIG. 8, the input operands are written to the first stage pipe 
line in the same sequence for each FFT. In other words, Xo... 15 
x are written to the same port of the first stage FFT pipeline. 
This is required in order to preserve conventional pipeline 
behavior. The result is that yo ... y are output from the same 
pipeline port. If in fact this occurs, then the four points needed 
for the second stage FFT will all reside in the same memory 20 
within the center element. However, to maintain conventional 
pipeline performance, each second stage input may reside in 
a distinct memory. 
The modular pipeline FFT 200 employs a pair of data 
exchangers 206 and 210 to map pipeline ports to certain 25 
memories 208. In one embodiment, data exchangers 206 and 
210 may be rxr multiplexers. The modular pipeline address 
ing logic (not shown in FIG.7) controls how the pipeline ports 
are mapped to the memories 208. The first stage data 
exchanger 206 controls which memory 208a–208r receives 30 
the pipeline outputs from the first stage pipeline FFT module 
204. The second stage data exchanger 210 maps the outputs of 
the memories 208a-208r to the appropriate input ports on the 
second stage pipeline FFT module 214. 
The last component of center element 218 is the address 35 
generation logic. For example, consider an N point modular 
pipeline FFT that processes two complete N point transforms. 
During operation, center element 218 stores the data for the 
first transform to memory. Once N points have been written to 
memory, the system can begin to process the second trans- 40 
form. The second transform data is now written to the pipe 
line. However, the first transform is still in memory. In one 
embodiment, the outputs from the first stage pipeline are 
written into the same memory locations as the points leaving 
the memory for the second stage pipeline. The two address 45 
sequences are generated by selecting one of two static map 
pings to the memory address lines. During both address 
sequences, the lower memory address lines are identical 
across all memories 208a-208r. A radix-r FFT will divide 
each center memory into r sections. The active section for 50 
each memory 208a-208r is determined by the upper counter 
address bits. Given that the address mappings are static, a 
multiplexer rather than a rotator selects the address sequence. 
This operation is illustrated in FIGS.9A-9C. 
As shown in FIGS. 9A-9C, the address generation logic 55 
utilizes two alternative addressing schemes. In FIG.9A, four 
points of the a data set are written to memory. During the 
processing of data set a, the system uses a counter to address 
each of the center element memories. In FIG.9B, the a data 
set is completely in memory. However, when data set b is 60 
input, the addresses generated are different for each of the 
four memories. In FIG.9C, four points from the b data set are 
written to memory while four points from the a data set enter 
the second FFT module. Notice in FIG.9C that the locations 
occupied by data set a elements are then replaced by data set 65 
b elements. When data set b is loaded entirely into the center 
memories, the address sequence reverts to the original 
12 
sequence. This careful selection of the address sequences 
assures no data collisions can occur. 
FIGS. 9A-9C also illustrate the role of the data exchangers 
206 and 210. Recall from previous discussions that ao, a, as 
at all arrived on the same port from the first stage pipeline. 
The first stage data exchanger 206 determines the destination 
of each element so that they could be accessed simultaneously 
for the second stage pipeline 214. A radix-2 data exchanger 
input to output mapping is shown in Table 2. 
TABLE 2 
Input Ports 
Mode Port O Port 1 
O O-O 1->1 
1 O->1 1->O 
The data is either passed Straight through or Swapped. 
Given a radix-4 pipeline, 
counter bits control which exchange mode is selected. The 
radix-4 commutator has four input and output ports. Although 
Such a commutator has many input to output mapping com 
binations, four unique mappings are used. The radix-4 data 




Mode Port O Port 1 Port 2 Port 3 
O O-O 1->1 2->2 3-3 
1 O->1 1->O 2-3 3-2 
2 O-2 1-s3 2-0 3-1 
3 O-3 1->2 2->1 3-eO 
Center element 218 also maintains and addresses the pre 
rotation coefficient memory. The coefficients are loaded 
before pipeline operation. Rather than requiring additional 
addressing logic, the coefficients are loaded into the correct 
pre-rotation ROM in the proper order in which they are 
needed. This allows the center element counter to address the 
ROMs directly. The coefficient ROMs are tied directly to the 
pre-rotation multipliers. The logic to compute the pre-rota 
tion coefficients and memory addresses is dependent upon the 
pipeline radix selection and FFT length. 
The operation of the modular pipeline FFT described 
herein is dependent on the proper combinations of interme 
diate operands and the organization of the center memory. 
The conventional decimation-in-time (DIT) pipeline inputs 
data out-of-order. Specifically, given a radix-r, N point trans 
form, 
y 
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sets of data are input to the pipeline. One point is input on each 
port p per clock k, 
The inputs are given by the following equation. 
p,(k) = x(k+1) Os in <r 
The output is produced in bit-reverse order as shown in the 
following equation. The output is given in terms of output 
clocks, k". 
The modular pipeline FFT architecture 200 shown in FIG. 
7 reorders the overall input and output data streams. This 
facilitates proper operation of the center element data storage 
and address generation logic. Table 4 shows a modular pipe 
line FFT input sequence for a radix-2 64 point transform. 
TABLE 4 
Since the modular pipeline decomposes the 64 point trans 
form into a series of 8 point transforms, each row in this table 
represents a first stage 8 point FFT. The modular pipeline 
input and output address generators are specific to the radix-2 
and radix-4 pipelines. 
Lastly, the center element counter is assumed reset 
(cleared) until the first sample arrives from the first stage 
pipeline. The same counter is used to drive the pipeline input 
and output address generators, additional delay lines or com 
binational logic is needed to “offset the counters. In particu 
lar, the counter lags the system clock by log(N). In a 256 














The address generator for a modular pipeline FFT may be 
composed of three main components; an input address gen 
erator, a center address generator, and an output address gen 
erator. The center address generator is used to address the 
memories that store the pre-rotation coefficients. FIG. 10 
shows a diagram of a center address generator 230 for a 
radix-2 modular pipeline FFT. Center address generator 230 
controls all of the RAM and ROM addressing as well as the 
mode of the data exchangers via outputs 236. The example 
center address generator 230 shown in FIG. 10 is for a 256 
point transform. Center address generator 230 is controlled 
by a single counter 232 of width log2 (N). Since this is a 
radix-2 pipeline, 2 points are processed per clock cycle. 
Therefore, two complete FFTs are computed during the 
counter period. The top counter bit, the “High' bit (b., for a 
radix-2 FFT) is used to determine which address sequence is 
active by enabling multiplexor 233. The lower bits (bo-bs for 
a radix-2 FFT) are grouped into a sub-counter. These bits are 
the same for each memory. Each memory is partitioned into r 
portions. The selected portion is controlled by the “Exch' bit 
(b for a radix-2 FFT) of counter 232. This bit may differ 
between memories depending on the current address 
sequence. In particular, for the 256 point transform, bit be of 
the memories is identical during address sequence 0, but is 
inverted during address sequence 1. Since the rotation is 
static, the rotation logic 234 can be eliminated in another 
embodiment by hard-wiring the inputs to multiplexer 233. By 
programming the pre-rotation coefficient ROMs in the cor 
rect order, no special logic is required to address them. Rather, 
the pre-rotation coefficient ROMs are controlled directly 
from counter bits bo... b. 
FIG. 11 shows a diagram of the full radix-2 pipeline, 
including the address lines 236 from center address generator 
230 of FIG. 10, first stage pipeline FFT module 204, second 
stage pipeline FFT module 24, data exchangers 206 and 207, 
memories 208a and 208b, multipliers 211a and 211b, and 
pre-rotation coefficient ROMs 212a and 212b. 
As mentioned previously, the module pipeline FFT may 
also include input and output memory address generators. 
FIG. 12 shows a diagram of an input address generator 250. 
Input address generator 250 includes a counter 252 and left 
rotate logic 254. Input address generator 250 creates memory 
addresses to access the input data. The input is assumed stored 
in memory in time order. That is, the input data is expected in 
memory in the same way a conventional DIT pipeline FFT 
would expect the data. In another embodiment, left rotate 
logic 254 may be replaced by a hardwired address bus. The 
port addresses 256, Port0 and Port1 differ only in the most 
significant bit (MSB). Namely, for Port0 the MSB b-0, 
while for Port 1, the MSB b–1. FIG. 13 shows a diagram of 
an output address generator 260, including counter 262, bit 
reverse logic 264 and bit reverse logic 266. Output address 
generator 260 outputs the resulting port addresses 268. 
As described above, input (FIG. 12), output (FIG. 13), and 
center address generators (FIG. 10) are all counter based. The 
center address generator 230 requires the widest counter to 
accommodate the sequence bit. All the address generation 
logic can run from a single counter. However, the conven 
tional pipeline delay must be taken into account. For instance, 
given a 256 point pipeline, each stage is 16 points. Therefore, 
each conventional pipeline module requires 4 radix-2 stages. 
The total time required to compute the 16 point FFT is 7 
clocks. As a result, offsetting the input, center, and output 
address generators by log2 (N)-1 clocks allows them all to be 
driven from a single counter. 
FIG. 15 shows a block diagram of a radix-4 modular pipe 
line FFT 281. The radix-4 modular pipeline FFT architecture 
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281 shown in FIG. 15 may have a similar configuration and 
components as the radix-2 modular pipeline FFT described 
above. In this embodiment, center element 280 includes four 
data memories 286a-286d, four pre-rotation coefficient 
ROMs 290a-290d, and four multipliers 291a-291d. Data 
exchangers 284 and 288 have four modes of operation. 
The address generator for the radix-4 architecture is com 
posed of input and output address generators-as well as a 
center address generator. FIG. 14 shows a diagram of an 
example center address generation logic 270 for a radix-4 
module pipeline FFT. The example center address generation 
logic 270 shown in FIG. 14 is for a 256 point radix-4 FFT are 
shown in the diagram. Center address generator 270 is con 
trolled by a single counter 272 of width log2 (N/2). As in the 
radix-2 center address generator, the Subcounter is rotated by 
one-half the width. This rotation is static, so it may be 
replaced by hardwiring the inputs to multiplexer 276. During 
the first address sequence, each memory 286a-286d (see FIG. 
15, which shows a block diagram of a radix-4 modular pipe 
line FFT) is partitioned into r sections. Each memory has only 
one section active and no two memories simultaneously 
access the same section. During the second sequence, each 
memory address differs by the “Exch' bits, bits b. bs. The 
RAM3 address is computed by inverting bits band bs of the 
RAMO address. The RAM1 address inverts bit b of the 
RAMO address. The RAM2 address inverts only bit be of the 
RAMO address. Note that in this diagram, bit b is inverted 
twice. By so programming the pre-rotation coefficient ROMs, 
the ROMs are all accessed in order directly from the address 
counter. As in the radix-2 system, the top bit, the “High bit 
(be in this example) controls which address sequence is 
active. 
The outputs 278 of radix-4 center address generator 270 
also controls the data exchangers 284 and 288 (see FIG. 15). 
In this radix-4 embodiment, center address generator 270 
requires two bits for the data exchanger since it must select 
one of four modes. In a 256 point transform, bits ba and bs 
control the data exchangers which toggle four times per trans 
form (see FIG. 14). 
FIG.16 shows a diagram of radix-4 input address genera 
tion logic 302. Input address generation logic includes a 
counter 302 and left rotate logic 306. The input is assumed in 
memory. Four points are accessed per clock cycle. Although 
this diagram shows a left rotator 306, this component may be 
eliminated in alternative embodiments. Without the rotator, 
the input address generator does not require any logic. To 
form the outputs 308, the counter bits form the lower portion 
of the input addresses. The upper portion is formed from the 
port number. 
As with the radix-2 architecture, the radix-4 architecture 
also may include an output address generator. FIG. 17 shows 
a diagram of a radix-4 modular pipeline FFT output address 
generation logic 310. Output address generation logic 310 
includes a counter 312, bit reverse logic 314 and 316, and 
right rotate logic 318. Output address generation logic 310 
outputs port addresses 320. 
Both the radix-2 and radix-4 pipeline architectures address 
the pre-rotation coefficients directly. The proper pre-rotation 
coefficient sequence should therefore initially be pro 
grammed into the ROMs. An example MATLAB code listing 
to generate the coefficients for both architectures is given in 
Listing 2. The output is an array with the memory address in 
the first column, followed by the real and imaginary compo 













Listing 2: MATLAB Code to Generate Pre-Rotation Coefficients 
1 function mem=modular pipeline coeffpoints, radix): 
2 points per group = Sqrt(points); 
3 number groups = Sqrt(points); 
4 for counter=0:(points/radix)-1; 
5 group id base = bitshift (counter * 
radix, -log2(number groups)); 
6 if points per group == radix 
7 group id = bitwise reverse 
(group id base, log2(number groups)); 
8 else 
9 bit mask = bitcmp(0.log2(points per group radix)); 
10 top =bitand(group id base, number groups radix): 
11 bot= bitwise reverse (bitand (group id base, bit mask).... 
12 log2(points per group/radix)); 
13 group id = bitor(top,bot); 
14 end; 
15 base sample id = mod(counter, (points per group/radix)); 
16 % write the memory address to the array 
17 mem(counter--1,1) = counter; 
18 % compute the coefficient for each memory 
19 for targ mem=0:(radix-1); 
2O sample mod = bitshift(targ mem, 
log2(points per group/radix)); 
21 sample id = bitor(base sample id, Sample mod); 
22 % compute the coefficient integer 
23 coeff=group id* sample id: 
24 % Real and Imag into distinct memories 
25 real p = cos(-2*pi*coeff points); 
26 imag p = sin(-2*picoeff points); 
27 % -R = Real, -I = Imaginary 
28 % Memory = Address Memo (Re) 
Memo (Im) Mem1(Re) Mem1(Im) 
29 mem(counter--1,2*targ mem+2:2*targ mem+3)= 




33 function kp=bitwise reverse(k,w); 
34 k = fliplr (dec2bin(k)); 
35 s = length(k); 
36 kp = bin2dec(k) *2 (w-s); 
In the modular pipeline FFT, the second data exchanger 
occurs prior to the pre-rotation multiplication. The reason for 
this arrangement is as follows. In many signal processing 
applications, the input data is windowed prior to the FFT. 
Windowing the input requires a multiplication of each input 
point by a window coefficient. If the pre-rotation multipliers 
are coupled with the conventional pipeline FFT into a single 
module, this module may be replicated in the first stage. 
These first stage multipliers may then be used to window the 
input data by simply replacing pre-rotation coefficients with 
windowing coefficients. 
FIG. 18 shows a diagram of a windowing configuration 350 
for the modular pipeline FFT. This embodiment includes first 
and second stage pipeline FFT modules 354 and 360, RAM/ 
data exchanger 356, pre-rotation coefficient storage 358a 
358d and multipliers 359a-359d. These elements are repli 
cated in the first stage to create windowing coefficient storage 
352a-352d and multipliers 351a-351d. 
The modular pipeline represents an efficient architecture 
for computing FFTs. In particular, it facilitates the computa 
tion of long FFTs that usually require prohibitively complex 
hardware. The length of the delay lines and coefficient 
memory depth increase linearly with N point in a conven 
tional pipeline FFT. The modular pipeline FFT replaces an N 
point conventional pipeline with two N point pipelines. 
Thus, it is able to “collect the delay lines in the center 
element. The total length of the delay lines and the number of 
distributed coefficients are reduced to approximately N. 
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A hardware design typically reuses many identical com 
ponents. A conventional pipeline FFT does not fit this model 
well. Each cell in the pipeline has unique memory and coef 
ficient requirements. A single, reusable cell must contain the 
maximum amount of memory and coefficient space that will 
be needed for a given length transform. This results in an 
efficient design. The modular pipeline FFT facilitates 
"design-for-reuse. Each of the conventional pipeline mod 
ules is identical. Further, each pipeline module for the modu 
lar pipeline FFT may be composed of identical cells with 
much higher efficiency than the conventional pipeline 
because the length of each module is much shorter. 
Fundamentally, the modular pipeline computes an N point 
FFT by combining a series of N point transforms. The archi 
tecture couples two pipeline FFT modules with a center ele 
ment. The center element contains data and coefficient 
memory as well as a pair of rport data exchangers. In addi 
tion, the center element provides an adjustment for the data 
prior to the second pipeline module. Address generators in the 
center element prevent data collisions between incoming and 
outgoing data while limiting the amount of center element 
memory require to N. Rather than several series of delay 
lines, a set of memories is used. 
The embodiments described for the radix-2 and radix-4 
modular pipelines demonstrate the simplicity of the required 
center element control logic. The address and control logic is 
composed of a counter, a hardwired multiplexer and a handful 
of simple gates. Furthermore, the design of the address and 
control logic is flexible. Each address generator may be 
driven by an independent counter, or they may be coupled and 
run from a single counter. The pre-rotation coefficients are 
stored in a special center element ROM and addressed 
directly. The coefficient ordering is handled in the ROM 
programming sequence. 
Evaluation of the hardware and time complexity demon 
strated that the modular pipeline FFT significantly reduces 
the amount of distributed coefficient storage and the total 
length of delay lines in each pipeline module over conven 
tional FFTs. In some cases, the reduction exceeded 2 orders of 
magnitude for a given FFT length. Replicating each of the 
pipeline cells leads to a non-optimal implementation in that 
certain delay elements and coefficients are unused. Longer 
pipelines lead to larger cells and lower efficiency. Since the 
modular pipeline reduces the delay length in each module, the 
efficiency increases. In many cases, the efficiency of the 
modular pipeline more than doubled that of the conventional 
pipeline. In an optimized modular pipeline, a single addi 
tional multiplier is needed. In the non-optimized version, r 
additional multipliers are needed. The extra multipliers are 
used for pre-rotation. Adding another coefficient memory 
allows the first pipeline to window the data with its unused 
multipliers. 
Modular pipeline FFTs maintain the throughput of the 
conventional pipeline FFT. A radix-r pipeline inputs and out 
puts r points per clock cycle. Therefore, there is no impact on 
the aggregate databandwidth of the system. The data latency 
is however slightly higher and increases proportionately to 
N. 
The modular pipeline FFT may also reduce the power 
consumed by the system. A conventional FFT has a long 
series of delay elements. Statistically, on each clock cycle, 
one-half of the bits are expected to change state resulting in 
Some dynamic power consumption. The modular pipeline 
toggles N delay line bits. In addition, a constant number (r) 













In effect, the number of bit changes per clock has been 
reduced from 
S. 
to N, a substantial savings in dynamic power. 
The modular pipeline FFT provides identical bandwidth to 
a conventional FFT with slightly higher latency, very simple 
control hardware, and a tremendous reduction in the hard 
ware complexity. The only additional component is a center 
element which contains data and pre-rotation coefficient 
memories. In all cases, a non-optimized modular pipeline still 
had significantly less hardware than even the fully optimized 
conventional pipeline. Component reuse is encouraged by the 
use of identical conventional pipeline modules. Since the 
storage is concentrated in a set of center RAMs and ROMs, 
the design is also Suited to custom and programmable hard 
ware. Total power consumption is decreased because pipeline 
delay elements are replaced by memory. 
In conclusion, the modular pipeline FFT has enhanced the 
conventional pipeline by combining it with a specialized cen 
ter element. The result is almost a drop-in-replacement pipe 
line FFT that facilitates the computation of very long trans 
forms while still increasing the hardware efficiency for small 
FFTs. 
Various embodiments of the invention have been 
described. These embodiments are illustrative of the practice 
of the invention. Various modifications may be made without 
departing from the scope of the claims. 
The invention claimed is: 
1. A device, comprising: 
a first FFT unit that performs a first fast Fourier transform 
(FFT) on a set of inputs to produce intermediate values: 
center element logic that multiplies the intermediate values 
by pre-rotation coefficients to produce pre-rotated inter 
mediate values, wherein the pre-rotated intermediate 
values are organized into first groups, and reorganizes 
the pre-rotated intermediate values into new groups, 
each new group containing one of the intermediate val 
ues from each of the first groups; and 
a second FFT unit that performs a second fast Fourier 
transform on the reorganized pre-rotated intermediate 
values to produce a set of outputs. 
2. A device, comprising: 
a first FFT unit that performs a first fast Fourier transform 
(FFT) on a set of N inputs to produce N intermediate 
values; 
center element logic that multiplies the N intermediate 
values by a set of N pre-rotation coefficients to produce 
Npre-rotated intermediate values organized into Nnew 
groups, each new group containing one of the N inter 
mediate values from each of the N first groups; and 
a second FFT unit that performs a second fast Fourier 
transform (FFT) on the set of N reorganized pre-rotated 
values to produce N outputs. 
3. A system, comprising: 
a first stage that performs a first fast Fourier transform 
(FFT) on a set of inputs to produce intermediate values: 
a center stage that performs a pre-rotation of the interme 
diate values; and 
a second stage that performs a second fast Fourier trans 
form on the pre-rotated intermediate values to produce a 
set of outputs. 
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4. The system of claim 3, wherein the center stage multi 
plies the intermediate values by pre-rotation coefficients to 
produce pre-rotated intermediate values. 
5. The system of claim 4, wherein the pre-rotated interme 
diate values are organized into first groups, and wherein the 
center stage further reorganizes the pre-rotated intermediate 
values into new groups, each new group containing one of the 
intermediate values from each of the first groups. 
6. The system of claim 3, wherein the first stage and the 
second stage are implemented using identical hardware. 
7. The system of claim 3, wherein to perform an N point 
transform, a set of N inputs are organized into N groups, and 
wherein the first stage performs N transforms on the set of N 
inputs to produce Nintermediate values. 
8. The system of claim 7, wherein the N intermediate 
values are organized into N new groups, each new group 
containing one of the Nintermediate values from each of the 
WN intermediate groups. 
9. The system of claim 8, wherein the second stage per 
forms N transforms on the set of N intermediate values to 
produce the N outputs. 
10. The system of claim 3 wherein the pre-rotation is a 
multiplication of the intermediate values by pre-rotation 
coefficients. 
11. The system of claim 3, wherein the center stage 
includes data memory. 
12. The system of claim 11, wherein all of the first stage 
FFTs are performed and stored in the data memory before the 
second stage FFTs are performed. 
13. The system of claim 3, wherein the center stage 
includes pre-rotation coefficient memory that stores the pre 
rotation coefficients. 
14. The system of claim3, wherein the center stage multi 






produce pre-rotated intermediate values, and wherein the pre 
rotation coefficients are defined by 
where W is the pre-rotation coefficient, N is the number of 
points in the fast Fourier transform, and Osks N-1. 
15. The system of claim 3, wherein an equation by which 
the first stage, center stage, and third stage performan Npoint 
fast Fourier transform is given by: 
where W is the pre-rotation coefficient, N is the number of 
points in the fast Fourier transform, and Osks N-1. 
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